发明名称
摘要 PROBLEM TO BE SOLVED: To reduce time required for test pattern generation processing. SOLUTION: A failure detection difficulty circuit judging means 7 for delaying failure information in a partial circuit and outputting it as a list when the number of failures within the partial circuit is larger than a specific value based on the partial circuit and failure information created by a partial circuit creation means 5 is provided. Further, a test pattern is created based on failure information other than that in the partial circuit that is outputted as a delay list from the failure detection difficulty circuit judging means 7 in an ATG means 10, then a test pattern is created based on the failure information in the partial circuit being outputted as the delay list, and failure detection processing is completed when the failure detection reaches a predetermined target failure detection rate.
申请公布号 JP3050306(B2) 申请公布日期 2000.06.12
申请号 JP19980037223 申请日期 1998.02.19
申请人 发明人
分类号 G01R31/3183;G06F11/22 主分类号 G01R31/3183
代理机构 代理人
主权项
地址
您可能感兴趣的专利