首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Verfahren zur Beseitigung der Grate in einem kontinuierlichen Walzverfahren und Gerät dafür
摘要
申请公布号
DE69608051(D1)
申请公布日期
2000.06.08
申请号
DE19966008051
申请日期
1996.08.30
申请人
NKK CORP., TOKIO/TOKYO
发明人
MATSUO, GIICHI;HAMURA, NOBUYOSHI;OKAWA, SUSUMU;ANAI, HIDENORI;SAKAI, AKIRA;AOYAMA, SOICHI;OKUSHIMA, KOJI;SUGAWARA, YUKI;USHIODA, BUNNOSUKE;WATANABE, YUJI
分类号
B21B1/02;B21B1/04;B21B1/46;B21B15/00;B24B5/38;(IPC1-7):B21B15/00
主分类号
B21B1/02
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Square wave testing of two-point polar amplifiers
Electro chemical deposition systems and methods of manufacturing using the same
Methods of forming integrated circuits using donor and acceptor substrates
Systems and methods for computer implemented treatment of behavioral disorders
Method of preparing adhesive compositions for medical use: single additive as both the thickening agent and the accelerator
Database backup and restore with integrated index reorganization
Nonvolatile semiconductor memory device
Electrowetting elements and optical display devices
Back-illuminated type solid-state imaging device
Cryptographic device having active clearing of memory regardless of state of external power
Authentication, identity, and service management for computing and communication systems
Method and system for conveying SMS messages via a TV communication infrastructure for receipt by a TV set-top box
System, method and computer readable medium for inserting data objects into encrypted video stream
Apparatus and methods for implementation of network software interfaces
Multithread data processor
Method and system for providing post-mortem service level debugging
CAD apparatus, method, and computer product for designing printed circuit board
System and method for testing pattern sensitive algorithms for semiconductor design
Formal equivalence checking between two models of a circuit design using checkpoints
Scalable reduction in registers with SAT-based resubstitution