发明名称 |
Method for simultaneously fabricating a DRAM capacitor and metal interconnections |
摘要 |
A method for simultaneously forming a storage node and a plurality of interconnection in fabricating a semiconductor device on a substrate. The method comprises the steps of: forming a first dielectric layer over said cell array area and said periphery; forming a plurality of first contact holes through said first dielectric layer in said cell array area and said periphery area, said periphery area including a bitline and a word line, said word line and said bitline being used for addressing said memory cell; forming a first conductive layer in said plurality of first contact holes and on said first dielectric layer; patterning and etching said first conductive layer to form said storage node and said plurality of interconnections simultaneously; forming a second dielectric layer and a second conductive layer subsequently on said first dielectric layer, said storage node and said plurality of interconnections; and patterning and etching said second dielectric layer and said second conductive layer to form a charge storage means and a plurality of contact plugs.
|
申请公布号 |
US6071789(A) |
申请公布日期 |
2000.06.06 |
申请号 |
US19980190054 |
申请日期 |
1998.11.10 |
申请人 |
VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION |
发明人 |
YANG, FU-LIANG;JENG, ERIK S.;LIN, BIH-TIAO;LEE, I-PING |
分类号 |
H01L21/02;H01L21/768;H01L21/8242;H01L27/108;(IPC1-7):H01L21/20 |
主分类号 |
H01L21/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|