| 摘要 |
PURPOSE: A telephonic conference communication apparatus is provided to implement a hardware for an algebra calculation in place of a DSP(digital signal processor) core, simplify a memory controlled by a CPU and make possible an easy adjustment of a gain. CONSTITUTION: The telephonic conference communication apparatus comprises an input buffer(10), a telephonic conference communication processor(20), an output buffer(30), a CPU interface logic device(40), a conference communication control memory(50), and a timing control logic device(60). The input buffer(10) temporarily stores a plurality of serial PCM data into parallel data. The telephonic conference communication processor(20) elongates the stored PCM data, adjusts the gain on the data, and compresses it. The output buffer(30) converts the parallel PCM data into a serial PCM data. The CPU interface logic device(40) transmits the control signal of the CPU, which the conference communication control memory(50) stores, and transmits to the timing control logic device(60).
|
