发明名称 |
BIT LINE PRECHARGE CIRCUIT |
摘要 |
PURPOSE: A bit line precharge circuit is provided to reduce precharge time without increasing an area of a main cell. CONSTITUTION: A precharge circuit comprises memory cell array including a plurality of memory cells operated in accordance with signals of a word line, a bit line(B/L) and a bit line bar, a sense amplifier(22) sensing memory cell data through the bit line and bit line bar, a first precharge circuitry(23) pre charging the bit line and bit line bar, a column selection unit(24) selecting column address of the memory cell array, first and second switching transistors connecting the sense amplifiers(22) with the bit line and bit line bar, and a second precharge circuitry(25) connected with the bit line and bit line bar in dummy cell area. The second precharge circuitry(25) receives a precharge driving signal and then pre charges the bit line and bit line bar to a precharge level signal.
|
申请公布号 |
KR20000031427(A) |
申请公布日期 |
2000.06.05 |
申请号 |
KR19980047472 |
申请日期 |
1998.11.06 |
申请人 |
HYUNDAI MICRO ELECTRONICS CO., LTD. |
发明人 |
JEONG, TAE HYEONG;BAK, SAN HA |
分类号 |
G11C11/34;(IPC1-7):G11C11/34 |
主分类号 |
G11C11/34 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|