发明名称 OVERPOWER PROTECTIVE CIRCUIT
摘要 PROBLEM TO BE SOLVED: To reduce the capacity insufficiency of an overpower protective circuit by enabling the circuit to handle overpower in part of the duration of pulsative power, by dividing the duration into three sections and making the load current corresponding to an instantaneous value to flow in the first and last sections and a load current which is suppressed by making the current contain the maximum value to flow in the middle section. SOLUTION: A peak power detecting circuit detects the generation and duration of pulsative power. The duration of the pulsative power is divided into three sections and the circuit turns off an FET switch 11 in the first and last sections and turns on the switch 11 in the middle section. Namely, an overpower protective circuit controls the transistor 33 of an electronic load circuit (control circuit) to suppress a load current (to limit an overpower protective area to the area surrounded by a characteristic curve B) from the view point of protection in the period in which the pulsative power contains the maximum value. Before and after the period, the protective circuit controls the transistor 33 to flow the load current required at the time of conducting pulse discharge tests (to limit the overpower protective area to the range at steady time, namely, to the area surrounded by another characteristic curve A).
申请公布号 JP2000152492(A) 申请公布日期 2000.05.30
申请号 JP19980322080 申请日期 1998.11.12
申请人 FUJITSU DENSO LTD 发明人 IHARA FUMIAKI;KAJI YOSHIHISA
分类号 H02H9/02;H02H9/04;H03F1/52;(IPC1-7):H02H9/04 主分类号 H02H9/02
代理机构 代理人
主权项
地址