发明名称 SIGNAL COMPILING DEVICE AND METHOD THEREFOR
摘要 <p>PROBLEM TO BE SOLVED: To provide a device capable of processing an image digital signal while suppressing deterioration even at the time of high-speed processing by independently processing the digital signals for every processing block divided into a processing unit. SOLUTION: A divider 21 divides the respective frames of a picture into one processing unit and the digital signals of the respective pixel rows of one frame into spatial, timewise or in terms of a frequency, sends them to an extractor 22. A processing block which requires a composition processing is selected from the set of the processing blocks. It is sent to a combiner 24 as a composition processing block or a processing block which does not require the composition processing to a copying unit 25 as a copying processing block through a decoder 23. The decoder 23 decodes/converts data into a system fitted to the composition processing if need when data outputted from the extractor 22 is encoded. The image digital signal is divided into the processing blocks and the digital signals are independently processed for every processing block.</p>
申请公布号 JP2000151974(A) 申请公布日期 2000.05.30
申请号 JP19980320878 申请日期 1998.11.11
申请人 SONY CORP 发明人 ICHIOKA HIDETOSHI
分类号 H04N5/91;G06T3/00;G06T5/50;G06T9/00;H03M7/30;H04N1/387;H04N1/41;H04N19/119;H04N19/136;H04N19/176;H04N19/423;H04N19/48;H04N19/60;H04N19/625;H04N19/91;(IPC1-7):H04N1/387;H04N7/30 主分类号 H04N5/91
代理机构 代理人
主权项
地址