| 摘要 |
<p>A pattern generator (23) for an integrated circuit tester includes an instruction memory (22) storing addressable instructions (INST) and reading out each instruction when addressed by an address (ADDR) supplied as input thereto. An instruction processor (20) receives each instruction read out of the instruction memory (22) and alters the address input to the instruction memory (22) in accordance with the received instruction so that the instruction memory (22) reads out a next instruction. The instruction processor (20), which includes a conventional return address stack, is capable of executing conventional address increment, call and return instructions. The instruction processor (20) is also capable of executing a temporary return instruction (TEMP) by incrementing its current address output to produce a new return address, by setting its address output to the value of a return address previously saved in the stack, by popping the saved return address from the stack, and by pushing the new return address onto the stack. Temporary return instructions enable instruction program flow to pass back and forth between a main program and a called subroutine.</p> |
