发明名称 |
CURRENT MEMORY AND CIRCUIT ARRANGEMENT COMPRISING CURRENT MEMORIES |
摘要 |
PURPOSE: Present invention relates to a circuit arrangement comprising a plurality of current memory cell for low power consumption. CONSTITUTION: A current memory cell comprises a fine MOS memory transistor (T1) and a coarse MOS memory transistor (T2) connected in series between two power supply rails. Such current memory cells are preferably designed so that the sum of the voltage drops across the coarse and fine memory transistors when diode connected is equal to the supply voltage. In order to achieve this while leaving flexibility in choosing the transistor saturation voltages an auxiliary power rail (Vdda) is generated using as a reference the voltage drops across two diode connected transistors (T6, T7) which conduct a current equal to the bias current in the current memory cell (3).
|
申请公布号 |
KR20000029643(A) |
申请公布日期 |
2000.05.25 |
申请号 |
KR19997000714 |
申请日期 |
1999.01.28 |
申请人 |
KONINKLIJKE PHILIPS ELECTRONICS N.V. |
发明人 |
HUGHES, JOHN, BARRY |
分类号 |
G06G7/184;G06G7/12;G11C27/02;(IPC1-7):G11C27/02 |
主分类号 |
G06G7/184 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|