发明名称 CIRCUITS FOR PREVENTING UNWANTED OUTPUT TRANSIENTS IN AMPLIFIERS DURING POWER-UP
摘要 The present invention reduces certain unwanted transients in an output stage (350) by sensing the power supply (Vdd) and disabling the output stage output devices (30) in correlation with the sensing of an invalid bias. In preferred embodiments, the bias is measured at a node that is the last bias node (N1) to reach a steady state during power up or power glitches. This ensures that all portions of the output stage (350) are being provided a valid bias prior to enabling the output devices (30) of the output stage (350). By enabling the output devices (30) only after a valid bias is present, signals generated by the output devices (30) are based upon valid operation of the output stage (350).
申请公布号 WO0030247(A1) 申请公布日期 2000.05.25
申请号 WO1999US27614 申请日期 1999.11.18
申请人 MAXIM INTEGRATED PRODUCTS, INC. 发明人 LEE, THEAN-LIANG;SINGOR, FRANK, W.;SHAH, GAURANG, A.
分类号 H03M1/66;H03F1/00;H03F1/30;H03F1/52;H03F3/30;H03M1/08;(IPC1-7):H03F1/14;H02H7/20;H03F3/26 主分类号 H03M1/66
代理机构 代理人
主权项
地址