发明名称 PN sequence generator with bidirectional shift register and Eulerian-graph feedback circuit
摘要 A pseudorandom number sequence generator comprises a bidirectional shift register arranged to be loaded with a multi-bit sequence. The shift register is responsive to an ith clock pulse and an ith direction control bit for shifting the multi-bit sequence in one of two directions, delivering an ith output bit and receiving an ith input bit. The multi-bit sequence successively defines one of nodes of an Eulerian graph connected by branches. A feedback circuit is connected to the shift register for converting a set of input data to a set of output data. The input data comprises a multi-bit sequence stored in the shift register in response to an (i+1)th clock pulse, the ith output bit and the ith direction control bit and the output data comprises an (i+1)th input bit and an (i+1)th direction control bit. The output data is supplied to the shift register so that multi-bit sequences produced by the shift register move around the graph following every branch exactly once, and outputting the (i+1)th input bit to form a pseudorandom number sequence.
申请公布号 US6067359(A) 申请公布日期 2000.05.23
申请号 US19980082029 申请日期 1998.05.21
申请人 NEC CORPORATION 发明人 SHIMADA, MICHIO
分类号 G06F7/58;G09C1/00;H03K3/84;H04L9/26;(IPC1-7):H04K1/00 主分类号 G06F7/58
代理机构 代理人
主权项
地址
您可能感兴趣的专利