发明名称 |
Semiconductor device with DLL circuit avoiding excessive power consumption |
摘要 |
A semiconductor device includes a variable-delay circuit which delays an input-clock signal to generate a delay clock signal, a clock-control circuit which selects one of the input-clock signal and the delayed clock signal, an output circuit which outputs data in synchronism with a clock signal selected by the clock-control circuit, and a DLL circuit which adjusts a delay of the variable-delay circuit. The DLL circuit includes a delay-control circuit which adjusts the delay of the variable-delay circuit, and a clock-selection circuit which controls the clock-control circuit to select one of the input-clock signal and the delayed clock signal. The variable-delay circuit is controlled such that the delay is not increased when the input-clock signal is selected by the clock-selection circuit.
|
申请公布号 |
US6066969(A) |
申请公布日期 |
2000.05.23 |
申请号 |
US19980130168 |
申请日期 |
1998.08.06 |
申请人 |
FUJITSU LIMITED |
发明人 |
KAWASAKI, KENICHI;SATO, YASUHARU;TOMITA, HIROYOSHI |
分类号 |
G06F1/10;G11C11/407;H01L27/00;H03K5/13;H03L7/00;H03L7/081;(IPC1-7):H03L7/06 |
主分类号 |
G06F1/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|