发明名称 |
Full duplex buffer management and apparatus |
摘要 |
A node having a system interface adapter for intercoupling a fixed speed bus to a variable latency bus. The system interface adapter includes a receive FIFO buffer memory, a transmit FIFO buffer memory, and a memory buffer management unit. The memory buffer management unit dynamically awards priority between the two FIFOs for access to the variable latency bus in a fashion to minimize overflowing or underflowing the FIFOs while reducing the FIFO sizes. Priority between pending receive data transfers and pending transmit data transfers is resolved, in part, upon a whether a receive operation vis-+E,gra a+EE -vis the fixed-speed bus is underway.
|
申请公布号 |
US6067408(A) |
申请公布日期 |
2000.05.23 |
申请号 |
US19960605532 |
申请日期 |
1996.02.22 |
申请人 |
ADVANCED MICRO DEVICES, INC. |
发明人 |
RUNALDUE, THOMAS J.;DWORK, JEFFREY ROY |
分类号 |
G06F13/38;(IPC1-7):H01J1/00 |
主分类号 |
G06F13/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|