发明名称 Method and apparatus for avoidance of invalid transactions in a bus host controller
摘要 A method and apparatus for ensuring frame integrity in a bus system are disclosed. In the disclosed system, each scheduled transaction is evaluated before execution to determine whether there is enough time in the frame to complete the transaction. By separately evaluating each transaction at the time of execution, held off transactions are not aborted if the frame ends before the transaction completes. Each transaction is evaluated by determining the approximate length of the transaction and comparing the approximate length to the number of byte times remaining in the frame. A step function is used to determine the approximate length by adding one of two possible constant values which take into account transaction overhead to the number of data bytes in the transaction, the selected constant value being dependent upon the number of data bytes, a smaller constant value being added for smaller transactions and a larger transaction value being added for larger transactions.
申请公布号 US6067591(A) 申请公布日期 2000.05.23
申请号 US19980168374 申请日期 1998.10.08
申请人 INTEL CORPORATION 发明人 HOWARD, JOHN S.;HOSLER, BRAD W.
分类号 H04L12/403;(IPC1-7):G06F13/00;G06F3/00 主分类号 H04L12/403
代理机构 代理人
主权项
地址