The memory cells of a memory cell arrangement have a selection transistor, (AT), a memory transistor (ST) and a ferroelectric capacitor respectively. The selection transistor (AT) and the memory transistor are connected in series. The ferroelectric capacitor is connected between a control electrode (GS) of the memory transistor (ST) and a first terminal (AA1) of the selection transistor (AT).
