发明名称 |
Data prefetch apparatus and method |
摘要 |
A load target circuit (56) with a plurality of entries (561). Each the plurality of entries in the load target circuit comprises a value (ADDRESS TAG) for corresponding the line to a data fetching instruction. Additionally, each load target circuit line also includes a plurality of pointers (POINTER A, POINTER B, POINTER C). Each of the plurality of pointers is for storing a target data address corresponding to an incident of the data fetching instruction. <IMAGE> |
申请公布号 |
EP0855644(A3) |
申请公布日期 |
2000.05.17 |
申请号 |
EP19970310678 |
申请日期 |
1997.12.30 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
CAI, GEORGE Z.N.;SHIELL, JONATHAN H. |
分类号 |
G06F9/38;(IPC1-7):G06F9/38 |
主分类号 |
G06F9/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|