| 摘要 |
An architecture for switching reference generation uses a scanning sync separator to sample each output from the matrix outputs in turn to determine the format of each output. A controller selects an appropriate switch reference signal from among a plurality of switch reference signals according to the determined format and applies such selected switch reference signal to a crosspoint switch corresponding to the matrix output so that subsequent switches between matrix inputs are synchronous. <IMAGE> |
