发明名称 IMAGE DISPLAY UNIT
摘要 PROBLEM TO BE SOLVED: To make correctable an unevenness of output by use of video amplifiers, by detecting a 1T difference outputted from an n-phase A/D converter, and by accumulatively adding up an absolute valve of the detected 1T difference. SOLUTION: After the gain and offset of an input analog image signal are adjusted in video amplifiers 2 and 3 controlled by a microcomputer 10 such that the analog image signal matches with dynamic ranges of A/D converters 4 and 5, the amplified analog image signals are inputted into the A/D converters 4 and 5 to be converted into digital signals. An inverter gate 1 adjusts a sampling clock CLK/2 (i.e., a half clock CLK/2 of an image signal clock CLK) such that the A/D converters 4 and 5 operate out-of-phase 180 degrees. A pixel conversion LSI 11 processes even and odd data outputted from the A/D converters 4 and 5 to display images on a liquid crystal panel module 12. An adder 7 adds the even data latched by a latch 6 to the odd data. An accumulative adder 8 accumulatively adds up the added data from the adder 7 in timing with the sampling clock CLK/2, and outputs the accumulatively added result to the microcomputer 10 as video amplifier control data.
申请公布号 JP2000132143(A) 申请公布日期 2000.05.12
申请号 JP19980300557 申请日期 1998.10.22
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 KAMEOKA FUMIO
分类号 G09G3/36;G02F1/133;G09G3/20;H03M1/10;H03M1/12;(IPC1-7):G09G3/36 主分类号 G09G3/36
代理机构 代理人
主权项
地址
您可能感兴趣的专利