| 摘要 |
<p>A piplined memory controller (105) that includes a decode stage, and a schedule stage, wherein the schedule stage includes a command queue (121, 123) to store multiple commands. In one embodiment, the schedule stage further includes look ahead logic (114) which can modify an order. Memory commands are stored in the command queue.</p> |
