发明名称 Process for improving roughness of conductive layer
摘要 Disclosed is a method of fabricating hemispherical grained (HSG) silicon layers. A surface seeding method is disclosed, wherein an amorphous silicon layer is doped with germanium. The silicon may be doped with germanium during deposition, or a previously formed silicon layer may be implanted with the germanium. The layer may also be in situ conductively doped. The Ge-doped amorphous silicon is then subjected to a vacuum anneal in which surface migration of silicon atoms causes a redistribution in the layer, and hemispherical grains or bumps result. A seeding source gas may flow during the anneal to aid in nucleation. The method permits HSG silicon formation at lower temperature and shorter duration anneals than prior art methods. Greater silicon mobility in the presence of germanium dopants also enables the growth of larger grains, thus enhancing surface area. At the same time, the germanium provides conductivity for memory cell charge storage.
申请公布号 US6060355(A) 申请公布日期 2000.05.09
申请号 US19980073380 申请日期 1998.05.06
申请人 MICRON TECHNOLOGY, INC. 发明人 BATRA, SHUBNEESH;FAZAN, PIERRE C.;ZAHURAK, JOHN K.
分类号 H01L21/02;(IPC1-7):H01L21/824;H01L21/824;H01L21/20;H01L27/108 主分类号 H01L21/02
代理机构 代理人
主权项
地址