发明名称 |
Altering bit sequences to contain predetermined patterns |
摘要 |
A low-overhead scheme for built-in self-test of digital designs incorporating scan allows for complete (100%) fault coverage without modifying the function logic and without degrading system performance (beyond using scan). By altering a pseudo-random bit sequence with bit-fixing logic at an LFSR's serial output, deterministic test cubes that detect random pattern-resistant faults are generated. A procedure for synthesizing the bit-fixing logic allows for complete fault coverage with low hardware overhead. Also, the present approach permits the use of small LFSR's for generating the pseudo-random bit sequence. The faults that are not detected because of linear dependencies in the LFSR can be detected by generating more deterministic cubes at the expense of additional bit-fixing logic.
|
申请公布号 |
US6061818(A) |
申请公布日期 |
2000.05.09 |
申请号 |
US19980074848 |
申请日期 |
1998.05.08 |
申请人 |
THE BOARD OF TRUSTEES OF THE LELAND STANFORD JUNIOR UNIVERSITY |
发明人 |
TOUBA, NUR A.;MCCLUSKEY, EDWARD J. |
分类号 |
G01R31/3185;(IPC1-7):G01R31/28;G06F11/00 |
主分类号 |
G01R31/3185 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|