发明名称 |
Generation of reproducible random initial states in RTL simulators |
摘要 |
The inventive mechanism generates reproducible random initial states for use in simulation testing a design of a logic machine. The mechanism uses the hierarchical path names for the modules of the design and a random seed to generate reproducible random initialization states. Since the path names and the seed are known quantities, the random number can be reproduced. This allows the logic designs to be tested by different simulation methods and still have the same initialization states. Furthermore, if the simulation fails, design changes can be verified by using the same initialization states which caused the failure.
|
申请公布号 |
US6061819(A) |
申请公布日期 |
2000.05.09 |
申请号 |
US19970999099 |
申请日期 |
1997.12.29 |
申请人 |
HEWLETT-PACKARD COMPANY |
发明人 |
BENING, LIONEL;CHANEY, KENNETH |
分类号 |
G01R31/28;G06F11/00;(IPC1-7):G01R31/28 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|