发明名称 |
D.M.A. device that handles cache misses by managing an address of an area allotted via a daemon processor |
摘要 |
A direct memory access processing device of communication equipment which has a main memory device and communication equipment including queues storing information related to communications between processs and management tables storing physical addresses in the main memory device allotted to the process, and when information to be managed by a destination process is externally transferred to the communication equipment, retrieves information about the destination process stored in the queues from the management tables, thereby storing the received information in the addresses of the main memory device via a direct memory access, the main memory device comprising an area allotted to a process for the immediate use, and a daemon process wholly responsible for managing the area, and the management table comprising a process record for managing the address of the area allotted in the main memory device for the immediate use.
|
申请公布号 |
US6058437(A) |
申请公布日期 |
2000.05.02 |
申请号 |
US19980007818 |
申请日期 |
1998.01.15 |
申请人 |
ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE |
发明人 |
PARK, JUN HEE;MOON, KYEONG DEOK;KIM, TAE GEUN;PARK, CHANG SOON |
分类号 |
G06F12/10;G06F13/28;(IPC1-7):G06F13/28 |
主分类号 |
G06F12/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|