| 摘要 |
PURPOSE: A clock driving circuit of a charge pump is provided to reduce current consumed unnecessarily during charge pumping. CONSTITUTION: The circuit includes: the first and the second driver(20,21) outputting the first and the second driving signal(VA3,VA4) by controlling a charging/discharging time by receiving two different clock signals(CK1,CK2); and a pumping part(12) pumping charge by receiving the first and the second driving signals of the first and the second drivers. In the driver, one side of the first resistor(Rp) is connected to a drain of the first NMOS transistor(N20) whose source is grounded and a clock signal(CK1) is applied to a gate, and another side of the first resistor is connected to a drain of the second PMOS transistor(P21) where a power supply voltage(VDD) is applied to a source and a clock signal is applied to a gate, and the first signal generated at a connection point thereof is applied to the gate of the second PMOS transistor. And, one side of the second resistor(Rn) is connected to a drain of the third PMOS transistor(P22) where a clock signal is applied to a gate and a power supply voltage is applied to a source, and another side of the second resistor is connected to the drain of the second NMOS transistor(N22) where a ground voltage is applied to a source and a clock signal is applied to a gate and the second signal generated at a connection point thereof is applied to a gate of the third NMOS transistor(N21) where a ground voltage is applied to a source. And, the drain of the second PMOS transistor and the drain of the third NMOS transistor are connected in common and an output signal is generated from a connection point thereof.
|
