发明名称 ABNORMAL STATE DETECTING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To detect abnormality while suppressing power consumption even if the operation state of the abnormal state detecting circuit changes owing to an external factor and a clock stops by storing the change of a register which controls the operation stop of oscillation when the register become abnormal and no write signal is inputted. SOLUTION: If the value of the oscillation control register 51 varies although a write enable signal 52 is '0', that means that the value of the oscillation control register 51 varies owing to a factor such as external noise. For the purpose, this is detected by D type flip-flop circuits 55 and 56 and an abnormal state detection signal is outputted through an OR circuit 58. When the write enable signal is '1', there is the possibility that the value of the oscillation control register 51 varies and an AND circuit 54 cuts off it so as to prevent its detection. The D type flip-flop circuits 55 and 56 detect the oscillation control register changing from '0' to '1' and from '1' to '0' respectively.
申请公布号 JP2000122748(A) 申请公布日期 2000.04.28
申请号 JP19980294951 申请日期 1998.10.16
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 BENNO HIROSHI
分类号 G06F1/04;(IPC1-7):G06F1/04 主分类号 G06F1/04
代理机构 代理人
主权项
地址