A packaging technique that significantly reduces package resistance. According to the invention, lead frames (206, 208) external to the package are brought in direct contact to solder balls (204) on the surface of the silicon die (202) inside the package modling (300), eliminating resistive wire interconnections. The packaging technique of the present invention is particularly suitable for power transistors.
