发明名称 INTEGRATED MULTI-CHANNEL ANALOG TEST INSTRUMENT ARCHITECTURE
摘要 Analog test instrument architecture for performing functional testing of electronic circuit assemblies is disclosed. The analog test instrument includes a plurality of identical channels, each channel including circuitry for driving test stimuli and measuring responses at one node of a circuit assembly under test. The driver and measurement circuitry in each channel implement functions that traditionally have been implemented in a test system using discrete instruments. The analog test instrument further includes a master clock reference, which is used for synchronizing the operation of the driver and measurement circuits. Each channel further includes triggering circuitry for distributing trigger events within the channel and to the other channels; and, an input buffer, which is shared by the measurement circuits in the channel. The synchronized operation, distributed trigger events, and shared input buffers are used to improve the correlation of measurements made during functional testing.
申请公布号 WO0023809(A1) 申请公布日期 2000.04.27
申请号 WO1999US23954 申请日期 1999.10.14
申请人 TERADYNE, INC. 发明人 TRUEBENBACH, ERIC, L.;CHEN, JIANN-NENG;DAVIS, RICHARD, P.;ARENA, JOHN, J.;LOPES, TERESA, P.;LIND, DAVID, J.
分类号 G01R31/00;G01R31/28;G01R31/316;(IPC1-7):G01R31/28 主分类号 G01R31/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利