Synchronous semiconductor memory device exhibiting an operation synchronous with an externally inputted clock signal

摘要

A synchronous semiconductor memory device has a pseudo internal command signal generator for generating a pseudo internal command signal which controls, in non-synchronizing with an externally inputted clock signal, an internal command signal having been generated in synchronizing with the externally inputted clock signal.