发明名称 Synchronization circuit for transferring pointer between two asynchronous circuits
摘要 A synchronization circuit synchronizes the transfer of pointer values from a transmitting circuit operating in a first clock domain to a receiving circuit operating in a second clock domain, wherein the first clock domain and the second clock domain are mutually asynchronous. An input latch operating in response to a first synchronization signal generated in the first clock domain transfers a pointer value to a latched pointer bus. The first synchronization signal is provided as an input to a synchronization section which generates a second synchronization signal in the second clock domain. The second synchronization signal enables an output latch to transfer the pointer value on the latched pointer bus to an output bus. The pointer value on the output bus is thus synchronized in the second clock domain. The second synchronization signal is then provided as an input to a synchronization section which generates the first synchronization signal in the first clock domain. The first synchronization signal initiates the transfer of the next pointer value to the latched pointer bus. The synchronization circuit operates alternately to generate the first synchronization signal in the first clock domain and the second synchronization signal in the second clock domain to latch a pointer value onto the latched pointer bus in the first clock domain and to output the pointer value from the latched pointer bus in the second clock domain.
申请公布号 US6055285(A) 申请公布日期 2000.04.25
申请号 US19970971387 申请日期 1997.11.17
申请人 QLOGIC CORPORATION 发明人 ALSTON, JERALD
分类号 G06F5/10;H04J3/06;(IPC1-7):H04L25/40 主分类号 G06F5/10
代理机构 代理人
主权项
地址