发明名称 METHOD AND DEVICE FOR CORRECTING ERROR
摘要 PROBLEM TO BE SOLVED: To provide an error correcting device capable of outputting data whose scramble is surely released even when ECC processing is discontinued halfway. SOLUTION: The access occupancy period of a memory in a PI direction which is needed for ECC processing is shorter than that of a PO direction because addresses do not continue in the PO direction while addresses continue in the PI direction of an error correction block. Therefore, EDC/descramble processing is performed most preferentially while ECC processing in the PI direction is performed so that the EDC/descramble processing can surely be finished within an ECC processing period.
申请公布号 JP2000114983(A) 申请公布日期 2000.04.21
申请号 JP19980276927 申请日期 1998.09.30
申请人 SANYO ELECTRIC CO LTD 发明人 FUMA MASATO
分类号 H03M13/00;G11B20/18;(IPC1-7):H03M13/00 主分类号 H03M13/00
代理机构 代理人
主权项
地址