发明名称 Logical circuit automatical design method and system, and computer readable medium for storing a program for performing automatically designing process therein
摘要 A model of architecture of a processor is called an architecture template. Because a designer selects an architecture template of a special purpose processor which is suitable for an objective signal processing algorithm from an architecture template library, a special purpose processor which is the most suitable for any signal algorithm can be synthesized. Moreover, by providing a method of creating an architecture template simply, even if there is no desirable architecture template, an objective architecture template can be synthesized for a short time.
申请公布号 US6052518(A) 申请公布日期 2000.04.18
申请号 US19980069864 申请日期 1998.04.30
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 SHIGETA, YOSHINORI;SEKINE, MASATOSHI;NISHI, HIROAKI;MASUDA, ATSUSHI;AMATSUBO, TAKANAO
分类号 H01L21/82;G06F17/50;(IPC1-7):G06F17/50 主分类号 H01L21/82
代理机构 代理人
主权项
地址