发明名称 Method of forming a semiconductor structure with uniform threshold voltage and punch-through tolerance
摘要 A MOSFET (Metal Oxide Semiconductor Field Effect Transistors) structure is fabricated by first forming a plurality of trenches in a semiconductor substrate which includes a major surface. The trenches are then lined with insulating material and thereafter filled with conductive material. The process of filling the conductive material in the trenches normally involves an over-etching step for preventing any residual material remaining on the major surface. The over-etching of the conductive material in the trenches alters the evenness of the major surface and presents a problem for the later angular ion implantation of the source layer. As a consequence, the source layer formed includes asymmetrical source segments which generates nonuniform threshold voltage and punch-through tolerance in the MOSFET structure. The inventive method provides a spacer layer to compensate for the unevenness of the major surface. Prior to the ion implantation of the source layer, the spacer layer is formed above the conductive material and surrounding the insulating material adjacent the major surface. Source segments thus formed are symmetrical in shape enabling the fabricated MOSFET structure to operate with uniform punch-through tolerance, uniform threshold voltage, and uniform current distribution during normal operation.
申请公布号 US6051468(A) 申请公布日期 2000.04.18
申请号 US19970929751 申请日期 1997.09.15
申请人 MAGEPOWER SEMICONDUCTOR CORP. 发明人 HSHIEH, FWU-IUAN
分类号 H01L21/265;H01L21/336;H01L29/10;H01L29/78;(IPC1-7):H01L21/336 主分类号 H01L21/265
代理机构 代理人
主权项
地址