发明名称 |
MEMORY CONTROL APPARATUS FOR DIGITAL STILL CAMERA |
摘要 |
PURPOSE: An apparatus for controlling a memory of a digital still camera is provided to maximize a using efficiency of a D-ram by giving a right to use a D-ram in a rest state to a central processing apparatus and performing various processes by the central processing apparatus with using a corresponding D-ram. CONSTITUTION: A camera DSP codes image data outputted from the first D-ram(12A) and the second D-ram(12B) and outputs image data to a displaying method in a reproduction mode. The camera DSP processes image data inputted from a CCD and records image data to the first D-ram(12A) and the second D-ram(12b) in a record mode. A memory controller(13) transfers a right to access to one D-ram to a central processing apparatus(14) and outputs several control signals to access to the other D-ram. The central processing apparatus(14) outputs a D-ram selecting signal(SEL1) to receive a right to access to a D-ram to the memory controller(13) and compresses image data inputted from a corresponding D-ram.
|
申请公布号 |
KR100253220(B1) |
申请公布日期 |
2000.04.15 |
申请号 |
KR19970069346 |
申请日期 |
1997.12.16 |
申请人 |
LG ELECTRONICS INC. |
发明人 |
HWANG, WON-YONG;KIM, JUN-SEON |
分类号 |
H04N5/225;(IPC1-7):H04N5/225 |
主分类号 |
H04N5/225 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|