发明名称 VIDEO SIGNAL PROCESSING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To effectively prevent the passing of memory access. SOLUTION: Field memories 2, 3 convert synchronism by selectively writing in, reading out a video signal. A passing predictive circuit 5 predicts that the read-out of the video signal from the field memories 2, 3 passes the write-in ahead to generate a passing predictive signal. A read enable generation circuit 10 generates a read enable signal RE1 forcedly switching the read-out of the video signal from the field memories 2, 3. A memory access switch circuit 11 inverts the read enable signal RE1 only at the timing that the passing occurs by the passing predictive signal to make it a read enable signal RE.
申请公布号 JP2000098992(A) 申请公布日期 2000.04.07
申请号 JP19980267814 申请日期 1998.09.22
申请人 VICTOR CO OF JAPAN LTD 发明人 IHARA AKINORI
分类号 H04N7/01;G09G5/00;G09G5/18;(IPC1-7):G09G5/00 主分类号 H04N7/01
代理机构 代理人
主权项
地址