发明名称 POWER ON RESET CIRCUIT
摘要 PURPOSE: A power on reset circuit is provided to reduce the lay-out area and to reset a chip when a power supply voltage goes up. CONSTITUTION: A power on reset circuit includes a load unit(10), a pulse generation circuit (20), a delay circuit(30) and a combination circuit(40). The load unit receives a power supply voltage gradually rising and delays the rising of the power supply voltage. The pulse generation circuit outputs a pulse signal having a predetermined pulse width when an output voltage of the load unit goes up to a predetermined voltage level. The delay circuit delays the pulse signal. The combination circuit combines pulse signals output from the pulse generation circuit and the delay circuit and outputs a reset signal having a pulse width less than those of the pulse signals.
申请公布号 KR20000018500(A) 申请公布日期 2000.04.06
申请号 KR19980036104 申请日期 1998.09.02
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 PARK, JAE HWAN
分类号 H03K17/22;(IPC1-7):H03K17/22 主分类号 H03K17/22
代理机构 代理人
主权项
地址