发明名称 Voltage generator circuit
摘要 A voltage generator circuit includes a loading transistor circuit having a source terminal supplied with a power source voltage, a transfer gate circuit having a source terminal connected with the drain terminal of the loading transistor circuit, a clamping circuit having a drain terminal connected with the drain terminal of the transfer gate circuit and a source terminal which is grounded, and an inverter circuit which is provided between the drain terminal of the clamping circuit and the gate terminal of the transfer gate circuit. The gate terminal of the loading transistor circuit is supplied with a CEB (Chip Enable) signal. The gate terminal of the clamping circuit is connected with the drain terminal of the loading transistor circuit. The drain terminal of the loading transistor circuit, the source terminal of the transfer gate circuit and the gate terminal of the clamping circuit are all connected together to operate as an output terminal of the voltage generator circuit for outputting a constant voltage. When voltage as highs as the logical threshold voltage of the inverter circuit is applied to the drain terminal of the clamping circuit, the transfer gate circuit is turned OFF by turnover of the inverter circuit, and the clamping circuit is protected from the application of an extraordinarily high voltage and junction destruction.
申请公布号 US6043637(A) 申请公布日期 2000.03.28
申请号 US19980197967 申请日期 1998.11.23
申请人 NEC CORPORATION 发明人 SUZU, TAKAYUKI
分类号 G11C17/18;G05F3/24;G11C5/14;G11C11/56;H01L21/8246;H01L27/10;H01L27/112;(IPC1-7):G05F3/16;H03L5/00;G11C11/40 主分类号 G11C17/18
代理机构 代理人
主权项
地址