发明名称 |
SEMICONDUCTOR DEVICE AND ITS LAYOUT DESIGN METHOD AND RECORDING MEDIUM RECORDING LAYOUT DESIGN PROGRAM |
摘要 |
PROBLEM TO BE SOLVED: To develop a semiconductor device in a short period by changing the physical configuration of a distribution plane layout that is selected from the distribution plane layout of a 1st layout corresponding to a 1st net list and generating a 2nd layout corresponding to a 2nd net list. SOLUTION: A 1st net list N1 is prepared in a process S100 and a 1st layout is generated based on the list N1 in a process S200. A 2nd net list N2 is prepared in a process S300 and (n-1) pieces or less of distribution plane layouts are selected from 1st to n-th distribution plane layouts in a process S400. Then the physical configurations (patterns) of selected (n-1) pieces or less of distribution plane layouts are changed in process S500. A 2nd layout is generated from those changed distribution plane layouts and the remaining plane layouts of the 1st layout based on the list N2 in a process S600.
|
申请公布号 |
JP2000082093(A) |
申请公布日期 |
2000.03.21 |
申请号 |
JP19990182181 |
申请日期 |
1999.06.28 |
申请人 |
MATSUSHITA ELECTRIC IND CO LTD |
发明人 |
TOYONAGA MASAHIKO;TSUZUKI KATSUO |
分类号 |
H01L21/82;G06F17/50;(IPC1-7):G06F17/50 |
主分类号 |
H01L21/82 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|