发明名称 Cache memory device and method for providing concurrent independent multiple accesses to different subsets within the device
摘要 A multi-access method which is applied to a cache memory device interposed between a processor and a storage device, for enabling multi-access. When two or more access requests are received, a plurality of pairs (each pair composed of a data array and a tag array) are divided into two or more non-overlapping subsets, and each of the subsets is supplied with information which specifies data to be accessed and is input in conjunction with each access request, whereby accesses are performed in parallel in accordance with the access requests. This multi-access method is applicable to a cache memory used in a high-performance parallel-processing architecture including a few processors having a common cluster.
申请公布号 US6038647(A) 申请公布日期 2000.03.14
申请号 US19960662010 申请日期 1996.06.12
申请人 FUJITSU LIMITED 发明人 SHIMIZU, MASAYUKI
分类号 G06F12/08;(IPC1-7):G06F12/08 主分类号 G06F12/08
代理机构 代理人
主权项
地址