| 摘要 |
PROBLEM TO BE SOLVED: To facilitate the reduction of power consumption and the reduction of peak value of current at the time of operation and to attain improvement in the EMI noise of a semiconductor device by using the transistor of small channel width for elements at one part of a logic circuit. SOLUTION: When the signal of a clock terminal 101 is a low level, the write data of a data input terminal 106 are written to an internal node 107 composing of a master latch circuit 130 and respective nodes connected by inverters 116 and 117 by an analog switch 114. At the same time, an analog switch 119 is turned to active state, analog switches 115 and 118 are turned to inactive state, a slave latch circuit 131 is made into data hold circuit configuration composed of inverters 120 and 121, and the signal of an output terminal 109 is fixed at a hold level. In the case of CMOS process at such a time, the channel width of elements composing of inverters 113 and 116 and analog switches 114 and 118 is made narrower than half in comparison with elements composing of inverters 117 and 121 and analog switches 115 and 119.
|
