发明名称 Silicon and arsenic double implanted pre-amorphization process for salicide technology
摘要 A method for forming salicide contacts and polycide conductive lines in integrated circuits is described which employs the ion implantation of both silicon and arsenic into polysilicon structures and into source/drain MOSFET elements is described. The method is effective in reducing gate-to-source/drain bridging in the manufacture of sub-micron CMOS integrated circuits and improving the conductivity of sub-micron wide polycide lines. Silicon is implanted into the polysilicon and into the source/drain surfaces forming a amorphized surface layer. Next a low dose, low energy arsenic implant is administered into the amorphized layer. The low dose shallow arsenic implant in concert with the amorphized layer initiates an equalized formation of titanium silicide over both NMOS and PMOS devices in CMOS integrated circuits without degradation of the PMOS devices. Amorphization by the electrically neutral silicon ions permits the use of a lower dose of arsenic than would be required if arsenic alone were implanted. In addition to amorphization, the implanted silicon prevents the formation of microvoids by providing silicon towards titanium silicide formation. The combined amorphization effect of the silicon and arsenic implants also facilitates a silicide phase transition on sub-micron wide polycide lines thereby improving their conductivity.
申请公布号 US6037204(A) 申请公布日期 2000.03.14
申请号 US19980131321 申请日期 1998.08.07
申请人 TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY 发明人 CHANG, SHOU-ZEN;TSAI, CHAOCHIEH;HO, CHIN-HSIUNG;LIN, CHENG KUN
分类号 H01L21/223;H01L21/265;H01L21/28;H01L21/285;H01L21/336;H01L21/8238;(IPC1-7):H01L21/823 主分类号 H01L21/223
代理机构 代理人
主权项
地址