发明名称 Stabilized current mirror circuit
摘要 A stabilized current mirror circuit including a current mirror circuit 10 having an input-stage nMOS transistor 11 and an output-stage nMOS transistor 12, an error amplifier 30 in which an output current I3 decreases in response to the rise of an output potential V2 of the output-stage nMOS transistor 12 above a specified value, a current mirror circuit 20 having an input-stage pMOS transistor 22 through which the current I3 flows and an output-stage pMOS transistor 21 connected in series to the output-stage nMOS transistor 12 and an nMOS transistor 42 connected between the output-stage pMOS transistor 21 and the output-stage nMOS transistor 12. An nMOS transistor 41 connected at a current input provides a bias voltage to the gate of the nMOS transistor 42 to enable the nMOS transistor 42 to function as a norator.
申请公布号 US6034518(A) 申请公布日期 2000.03.07
申请号 US19970965244 申请日期 1997.11.06
申请人 FUJITSU LIMITED 发明人 YUASA, TACHIO
分类号 H01L21/8238;G05F3/26;H01L27/092;H03F3/343;(IPC1-7):G05F3/16 主分类号 H01L21/8238
代理机构 代理人
主权项
地址