发明名称 |
Microprocessor with reduced power consumption in accordance with usage condition |
摘要 |
A microprocessor that includes a processor (6) for executing an instruction in accordance with an internal clock signal, an instructing section (3) for outputting a frequency multiplication rate instructing signal corresponding to the data output from the processor, and a data selecting section (2) for selectively outputting the frequency multiplication rate instructing signal. A PLL section changes the frequency of the internal clock signal in response to the frequency multiplication rate instructing signal output from the data selecting section. Inhibiting section inhibits the internal clock signal from being supplied from a PLL section to the processor for a predetermined period until the frequency of the internal clock signal in the PLL section becomes stable.
|
申请公布号 |
US6035410(A) |
申请公布日期 |
2000.03.07 |
申请号 |
US19970947872 |
申请日期 |
1997.10.09 |
申请人 |
FUJITSU LIMITED |
发明人 |
EBESHU, HIDETAKA;ARAI, KOUJI |
分类号 |
G06F15/78;G06F1/04;G06F1/08;G06F1/32;H03L7/08;H03L7/16;(IPC1-7):G06F1/08 |
主分类号 |
G06F15/78 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|