发明名称 COMPUTER ARCHITECTURE FOR AVOIDING DEAD LOCK IN NETWORK COMMUNICATION
摘要 PROBLEM TO BE SOLVED: To process an input message always at any one of nodes in one group at least, to promote forward transfer and to avoid dead lock by classifying the message according to its processing request and message communication protocol and allocating reserved allocation amounts in a message communication buffer to the messages of respective types. SOLUTION: A network message is moved from an output queue 204A or 204B through an interconnect 104 to an input queue 202A or 202B. When transferring a message ReqBA602 and message ReqAB604 between nodes 102A and 102B, a buffer area holding these messages is modeled by the queue of these messages. When the destination node 102A or 102B is turned into block state and the input message can not be processed any more, each input queue 202A or 202B is started being filled and finally, the message is moved back to the output queue 204B or 204A.
申请公布号 JP2000067023(A) 申请公布日期 2000.03.03
申请号 JP19990127435 申请日期 1999.05.07
申请人 FUJITSU LTD 发明人 WIN LEON POON;PATRICK J HELAND;TAKESHI SHIMIZU;YASUSHI UMEZAWA;WOLF-DIETRICH WEBER
分类号 G06F15/173;G06F15/16;G06F15/177 主分类号 G06F15/173
代理机构 代理人
主权项
地址
您可能感兴趣的专利