| 摘要 |
PROBLEM TO BE SOLVED: To provide a vertical synchronizing signal separator that precisely and digitally separates only the original vertical synchronizing signal, even when a noise is intruded in a composite synchronizing signal. SOLUTION: This device is provided with a 1st D-FE 1, that samples a composite synchronizing signal CSYNC with a timing signal HMM33, an OR gate 3 that provides an OR output between the output of the 1st D-FE 1 and the composite synchronizing signal, and a 2nd D-FE 2 that samples an output of the OR gate 3 with the timing signal.
|
