发明名称 METHODS AND APPARATUS FOR REDUCING THE AMOUNT OF BUFFER MEMORY REQUIRED FOR DECODING MPEG DATA AND FOR PERFORMING SCAN CONVERSION
摘要 Methods and apparatus for reducing the total amount of memory required to implement a video decoder and to perform a scan conversion operation on decoded video are described. In accordance with the present invention this is accomplished by having an interlaced to progressive (I-P) conversion circuit utilizing the same frame memory used to decode the images upon which a conversion operation is performed. In this manner, the images, e.g., frames, which are buffered in the decoder are utilized by both the decoder and I-P conversion circuit thereby eliminating the need for the I-P conversion circuit to be supported with an independent frame memory. Data included in a decoder's frame memory is used to detect moving image areas for purposes of the I-P conversion process. In a specific exemplary embodiment, one of three frames, which is ne arest to a present frame, is referred for calculating frame difference signals. Both subsequent and preceding frames are used to detect motion for I-P conversion purposes. This approach eliminates the need for a separate frame memory for motion detection purposes. Using the above discussed memory saving techniques, I-P conversion can be performed in accordance with the present invention by sharing the anchor frame memories and B-frame buffer present in a conventional decoder for both decoding and I-P conversion.
申请公布号 WO0011612(A1) 申请公布日期 2000.03.02
申请号 WO1999JP03835 申请日期 1999.07.16
申请人 HITACHI, LTD. 发明人 SUZUKI, NORIHIRO
分类号 H04N7/26;G06T9/00;H03M7/30;H04N7/01;H04N7/24;H04N9/64;(IPC1-7):G06T9/00 主分类号 H04N7/26
代理机构 代理人
主权项
地址