发明名称 |
BIST CIRCUIT USED FOR LARGE SCALE INTEGRATED MEMORY |
摘要 |
PURPOSE: A BIST circuit used for LSI(large scale integrated) memory is provided to reduce manufacturing cost without extensive external tester by having self-repairing functions. CONSTITUTION: The BIST circuit comprises a repairing code generating register(7) for generating and storing the repairing code about redundancy memory cell used instead of an error memory cell if comparing results from a comparator(3) exist the error memory cell; a selector(6) for selectively outputting data in the repairing code generating register(7) and a GO/NG register(4); and a self-repairing circuit(8) for repairing the error memory cell according to the repairing code.
|
申请公布号 |
KR20000011182(A) |
申请公布日期 |
2000.02.25 |
申请号 |
KR19990006823 |
申请日期 |
1999.03.03 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
OKITAKA DAKENORI |
分类号 |
G11C11/413;G11C11/401;G11C29/00;G11C29/04;G11C29/12;G11C29/44;H01L21/822;H01L27/04;(IPC1-7):G11C29/00 |
主分类号 |
G11C11/413 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|