发明名称 Busfehlerverarbeitungssystem
摘要 A bus error ascribable to a bus master module (2) other than a central processing unit (CPU) (1) is set as a specified factor for an exception process. When the exception process is requested, the CPU (1) executes a corresponding service program for the exception process without executing a process for altering and setting mask bits, which would be executed for a normal interrupt request. Thus, the exception process request specific to the bus error is not undesirably refused by interrupt requests etc., being accepted before the bus error. Furthermore there is a reduction in the time which is expended before the start of the run of a service program corresponding to the bus error, with the result that the reliability of the process for the bus error attributed to the predetermined bus master module (2) other than the CPU (1) is enhanced.
申请公布号 DE3856342(T2) 申请公布日期 2000.02.03
申请号 DE19883856342T 申请日期 1988.08.17
申请人 HITACHI, LTD. 发明人 MARUYAMA, TAKASHI;KURAKAZU, KEIICHI;KANEKO, SUSUMU;KIDA, HIROYUKI
分类号 G06F11/00;G06F11/07;G06F13/00;(IPC1-7):G06F11/00;G06F13/28 主分类号 G06F11/00
代理机构 代理人
主权项
地址