A 1-bit signal processor receives a 1-bit signal having a first sampling rate eg 64 fs. An upconverter (41) increases the sampling rate to eg 128 fs. A series of Delta Sigma Modulators (42, 43) processes the signal. The processed signal is down-converted by a converter (44) to 64 fs. As least the Delta Sigma Modulators may be implemented on an integrated circuit. The down-converter is arranged to prevent noise being folded back into the signal band.
申请公布号
US6020837(A)
申请公布日期
2000.02.01
申请号
US19970979687
申请日期
1997.11.26
申请人
EASTTY, PETER CHARLES;SLEIGHT, CHRISTOPHER;THORPE, PETER DAMIEN
发明人
EASTTY, PETER CHARLES;SLEIGHT, CHRISTOPHER;THORPE, PETER DAMIEN