发明名称 COLUMN REDUNDANCY CIRCUIT
摘要 PROBLEM TO BE SOLVED: To suppress the time delay between a normal operation and a referring operation without separate input-output lines and a sense amplifier by simultaneously enabling the normal column line of a selected column segment and the spare column line of other column segment corresponding to the selected column segment when a defect is generated in the selected colum segment. SOLUTION: In a defect generation in a column segment 0:10, the normal column line cyi of this segment and the spare column line syi of a column segment 1:20 are simultaneously enabled. That is, in the defect generation in the segment 0:10, a redundancy operation with respect to the address in which the defect is generated is performed by cutting a fuse being in the fuse box 24 of the column segment 1:20. Thus, since the referring information of the fuse box 24 is not received by a normal Y-decoder 22, a column enable operating speed is not only fast but also a complete referring operation is performed at a referring time without a separated additional circuit.
申请公布号 JP2000030485(A) 申请公布日期 2000.01.28
申请号 JP19990171061 申请日期 1999.06.17
申请人 HYUNDAI ELECTRON IND CO LTD 发明人 KO JUNTAKU
分类号 G11C11/401;G11C29/00;(IPC1-7):G11C29/00 主分类号 G11C11/401
代理机构 代理人
主权项
地址