发明名称 Error correction device
摘要 A demodulating circuit demodulates a received signal, and outputs patterns of demodulated data and reliability information bits indicating correctness of the demodulated data. These are supplied to first and second shift registers (4 and 5), respectively. When the number of reliability information bits of Level 1 in the second shift register is a predetermined value or less, a shift operation is repeated a plurality of times. When a reliability information bit of Level 1 is outputted, an error correction control circuit (7) successively outputs all possible bit patterns of the demodulated data An EXOR gate (10) generates all possible patterns of demodulated data An error correcting circuit (11) carries out error correction for all the patterns. When the number is larger than the predetermined value, the error correction is carried out only for the demodulated data supplied from the demodulating circuit in a conventional manner.
申请公布号 US6017146(A) 申请公布日期 2000.01.25
申请号 US19960654859 申请日期 1996.05.29
申请人 SANYO ELECTRIC CO., LTD. 发明人 MASUMOTO, TAKAHIKO;YAMASHITA, SYUGO;KIMURA, KAZUHIRO;KANEKO, HIROSHI
分类号 H04H40/18;(IPC1-7):H03M13/00 主分类号 H04H40/18
代理机构 代理人
主权项
地址